

DS2155DK/DS2156DK T1/E1/J1 Single-Chip Transceiver Design Kit Daughter Cards

www.maxim-ic.com

GENERAL DESCRIPTION


The DS2155/DS2156 design kits are evaluation boards for the DS2155 and DS2156. The DS2155/DS2156 design kits are intended to be used as daughter cards with either the DK2000 or the DK101 motherboards. The boards are complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS2155DK	DS2155 Design Kit Daughter Card
DS2156DK	DS2156 Design Kit Daughter Card

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS2156 and DS2155
- High-Level Software Provides Visual Access to Registers
- Software-Controlled (Register Mapped)
 Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1
- Multitap Transformer to Facilitate True Impedance Matching for 75Ω and $120\Omega/100\Omega$ Paths
- Network Interface Protection for Overvoltage and Overcurrent Events
- UTOPIA II Bus Connection for MPC8260 (DS2156 Only)
- UTOPIA II Prototype Connectors (DS2156 Only)
- Test Points and Prototype Area Available for Further Customization



1 of 21 RFV: 060303

TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
SAMPLE UTOPIA II CONFIGURATION (DS2156 ONLY)	5
REGISTER MAP	5
CPLD REGISTER MAP	6
DS2155/DS2156 INFORMATION	8
DS2155DK/DS2156DK INFORMATION	8
TECHNICAL SUPPORT	8
SCHEMATICS	8
LIST OF TABLES	
Table 1. Daughter Card Address Map	5
Table 2. CPLD Register Map	6

COMPONENT LIST

DESIGNATION QTY		DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1μF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24-C27	4	0.22μF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4-DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7 – J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24μH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	_	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at www.maxim-ic.com/DS2155DK.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select
 Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs—ChipView—ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120 Ω line build-out configuration setting is needed to cover 75 Ω E1 and 120 Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select between the displayed files. (DS2155_E1_DSNCOM_DRVR.cfg or DS2155_T1_DSNCOM_DRVR.cfg).
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS2155.def.
- The Register View screen appears, showing the register names, acronyms, and values.
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
 - Load the INI file DS2155 T1 BERT ESF.ini.
 - After loading the INI file the following may be observed:

The RLOS LED extinguishes upon external loopback.

The DS2155/DS2156 begins transmitting a Daly pattern. When external loopback is applied, the BERT bit-count registers BBC1–3 and BEC1–3 may be updated by clearing and setting BC1.LC and clicking the Read All button.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS2155/DS2156 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download at www.maxim-ic.com/DS2155DK.

Sample UTOPIA II Configuration (DS2156 Only)

The following register settings configure the DS2156 daughter card for UTOPIA II, single CLAV, 8-bit mode on PHY port 0. UTOPIA II bus connection is provided by header J1 (Tx) and header J2 (Rx).

After configuring the following registers toggle the MSTREG.URST bit to reset the UTOPIA II core.

UTOPIA II Setup, Register Settings for daughter card CPLD

NAME	VALUE		NAME	VALUE
SWITCH 1	0x0F		SWITCH 4	0x0F
SWITCH 2	0x03		LEVELS	0x07
SWITCH 3	0x0F			

UTOPIA II Setup, Register Settings for DS2156 E1 Configuration

NAME	VALUE	NAME	VALUE	
MSTREG	0x02	LBCR	0x00	
E1RCR1	0x68	TAF	0x9B	
E1RCR2	0x00	TNAF	0xC0	
E1TCR1	CR1 0x15 LIC1	LIC1	0x11	
E1TCR2	0x00	LIC2	0x90	
CCR1	0x00	LIC3	0x00	
CCR4	0x00	LIC4	0x00	
IOCR1 0x00				
IOCR2	0x00			

UTOPIA II Setup, Register Settings for DS2156 UTOPIA II Configuration

NAME	ME VALUE		NAME	VALUE
U_TCFR	0x01		U_RCR2	0x0
U_TCR1 0x05			U_TIUPB	0x0
U_TCR2	0x00		PCPR	0x22
U_RCFR	0x01		PCDR1, 2, 3, 4	0x0
U_RCR1	0x01			

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2156, DS2155, DS21352, or DS21354. Please see data sheet for details.

Registers in the CPLD can be easily modified using the ChipView.exe, a host-based user interface software along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only PLD firmware revision		PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with <u>both</u> 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION		
MCLK SWITCH1.3		0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4		
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3		
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2		
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1		

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	TSS_RS	TCL_RC	RSY_RC	TSY_RC

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect TSYSCLK to RCLK 1 = Open Switch 3.1

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

 (MSB)
 (LSB)

 —
 —
 —
 UTCLK_2048
 UT_CLK_2048
 RSER_TSER
 RSYNC_TSYNC

NAME	POSITION	FUNCTION		
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSY 1 = Open Switch 4.4	NC) to 2.048N	ИНz
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHC 1 = Open Switch 4.3	CLK) to 2.048N	ИНz
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2		
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYI 1 = Open Switch 4.1	NC	

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)							(LSB)
_	_	_	_	_	BP EN	PPCTDM EN	TUSEL

NAME	POSITION	FUNCTION
_	LEVELS1.3	_
I BP EN I LEVELST		0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
1 PP(1110/1 EN		0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note: When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS2155/DS2156 INFORMATION

For more information about the DS2155 and DS2156, please consult the DS2155 and DS2156 data sheets available on our website at www.maxim-ic.com/DS2156 and www.maxim-ic.com/DS2156. Software downloads are also available for this design kit.

DS2155DK/DS2156DK INFORMATION


For more information about the DS2155DK and DS2156DK, including software downloads, please consult the DS2155DK/DS2156DK data sheet available on our website at www.maxim-ic.com/DS2155DK.


TECHNICAL SUPPORT


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS2155DK/DS2156DK schematics are featured in the following 13 pages.





























Description Company		8	7		6	5		4	3		2	1	
Part			<u> </u>	ļ			!	<u> </u>	_				
Part													- 1
Part	*** 51	innal Cross-Reference	for the entire design ***	RI TNK	2065 8875 11065		TNEGT	884> 2887 5487 11877		WP PW	504(> 283(1183(1
March State Stat		giai di dadi ilai ai ai ai											
Column	BXCLK												
D	AØ												
March Section Sectio						.074			SOB(1104)				
## Carl Control 2004 (1925) 1925						.c7<			1114				I :
## CASE		4C6<> 5C4	<> 2B3< 11B3<	RP0S0	2CB> BA7> 11C7>		TSSYNC	9C3<> 2D5< 5B6< 8A1< 11	D4<				
March Marc													
March Marc	A5					9B3<> 11A5>							
## 450 SECT 1750: ## 450 SECT 1									ZDSK SHBK				
011						9C1<> 11D5<>							
A													
## A3 ## A5 ##						2D6< 5A8< 11D5<							
Mile													⊢
A			``										
## PLAN													
Fig. Sept. 1981													- 1
C SLIESCAT TRUE SEC. 655. 1 TRUE SEC. 65													- 1
C 0.000-084 070-0-90-0-90-00-00-00-00-00-00-00-00-00-0													- 1
CALSEAL TO AND SECURITY STATES AND SECURITY SECU													- 1
Col.		384_T 484<> 5D3	<> 7B3<>	RXA_2_RXCLAU_1	6A7<> 6B2<> 8D7>		TXCLAUØ	7B5<> 8B5					- 1
Load													Ι,
A													- 1
B.A.B. 20.1 486.0 \$1.0 \$1.0 \$1.0 \$1.0 \$1.0 \$1.0 \$1.0 \$1													- 1
D.C. C.C.						888							- 1
B													
D_DEC 200 650 510 100 500 510 100 500 51				RXDATA_2			TXDATA_5	6C2<> 7C5<> BA4> BA5					
D.POP													
BITSHIPS													
Catings													⊢
B ST SCD 4960 5860 1120 5960 7960 1020 5960 1020	ESIBSE	2 2A6<> 11A	5<>	RXDATA_7	6B2<> 7C8<> 8A7>		TXPRTY	6C5<>					- 1
Int_INGDOWNS Section													- 1
B 7 TCLK 2006 1877 780 080 1877 780 080 955 100 020 080 1870 100 020 080 1870 100 020 080 1870 100 020 080 1870 100 020 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 1870 100 080 080 080 080 080 080 080 080 080		2C3> 4AB<	> 5A2<> 11C3> 5A6<										- 1
B 1701 288 1874 262 262 263 264 264 264 264 265 264			,			ene							- 1
B						סחם							- 1
Part 200 200 1874 200 20													- 1
LICE 688 2016 5864 (1874 NULL 5860 5865 2865 (1864 1874 NULL 5860 5865 2865 1865 1865 NULL 5860 5865 2865 2865 2865 2865 2865 NULL 5860 5865 2865 1865 NULL 5860 5865 5865 NULL 5860 5865 5865 NUL	D JTMS	288< 1187	<	SNIM_B4	4C2<>		UR_ADDR1	8D8					Ι,
MCLK 986 960 286 1183 118	JIRSI												1
## SCACO 2935 SP86 11935 NTREE 482CO NTRE													- 1
NITION 482-0 SAL SERIN 594-0 986-6 UR_CLY SEC. 691-7 786- 682-7 UR_CLY SAL SEC.													- 1
NITTOD ABSC SAL BEEN SAS DBSC UR_APTINE BBB													- 1
NIPD12 489C) NIPD13 489C) NIPD1	NIMD9	4B2<>		SW1_B2EN	5A3<> 9D6<		UR_DATAØ	888					- 1
Nimbil													- 1
NITROLS 482 NITROLS 482 NITROLS 482 NITROLS 462 NITR													- 1
NTH014													L
NTMIS 4CPO N.P27 PAR (11PAC N.P28 PAR (11PAC PPC_RSTINC 4CR) 9PACO PPC_RSTINC 4CR) 9PACO PPC_RSTINC 4CR) 9PACO PPC_RSTINC 4CR) 9PACO PPC_TSTINC 4DRO 9PACO PPC_TSTINC 4DRO 9PACO PPC_TSTINC 4DRO 9PACO PPC_TSTINC 4DRO 9PACO PPC_TSTINC 4CR) 9PACO PPC_T													Г
N_P27													- 1
PPC_RSYNC 4C80 9844	N_P27	2A4< 11A4		SW3_B1EN	5A3<> 9D3<		UR_DATA7	848					- 1
PPC_RXC													- 1
PPC_ITMLEN													- 1
PPC_TSYNC 4BBQ 9B4Q SM4_BBEN 5B4Q 9B2Q UT_ADDR2 8CS UT_ADDR2													- 1
PPC_TYNCk 48B\$\times 984\$\times 985\$\times 984\$\times 984\$\times 985\$\times 984\$\times 984\$\times 985\$\times 984\$\times 985\$\times 984\$\times 985\$\times 984\$\times 985\$\times 985\$\times 984\$\times 985\$\times 985\$\times 984\$\times 985\$\times 985\$\times 984\$\times 985\$\times 9													- 1
PPC_TXD	PPC_TS	SYNC 488<> 9A4	↔	SW4_B3EN	5B4<> 9B2<		UT_ADDR3	8C5					- 1
PPC_TXD 4GBC 984C) RCHELK 2C3 804 11C3) RCHCLK 2D5 107 1055 RCL 2C6 107 11D5 RCL 2C6 107 11D5 RCL 2C6 107 11D5 RCL 2C6 11C7 RCLK 2D5 986C 95CC 95CC 95CC 2D5 S86C ID5 PRC 1CLK 3B6C 95CC 95CC 95CC 95CC 95CC 95CC 95CC 95													Ι.
RCHCLK 2D6 8D7 11D5 TCLK 986 986 9C3 9C6 2D5 S86 UT_DATA9 8B5	PPC_TX												- 1'
RCL 2CB 11C7) RCLK 2D6 9660 9C10 9C10 9D10 11D6) RCLKI B87 2CB 586 11C7 (RCLKI B87 2CB 586 11C7 (RCLKO 2CB 887 11C7) TDATA 2CB 51D40 (RCLKO 2CB 887 11C7) TD 1580 5D7 (RDATA 2D6 11D5) RDLB 5C40 2A3 11A3 (RESET_OUT 4860 5B10 7B10 (RESET_OUT 4860 5B10 7B10 (RCLK 2D6 8C7 11D5) RCLK 2D6 8C7 11D5 (RCLK 2D5 8C4 11D5 (RCLK 2D5 8C4 51C7 (RCLK 2D5 8C4 11D5 (RCLK 2D5 8C7 1D5 (RCLK 2D5 8C7						OCEAN SDEV EVEN							- 1
RCLK					1D5<	JCCC Y ZDJC JMGC							- 1
TCLK0				TCLKI	8B4> 2B8< 5A8< 11	B7<	UT_DATA2	8A5					- 1
RCLKO 2CB, 8A7, 11C7) RDATA 2D5, 11D5 RDLDS 5C4C, 2A3C, 11A3C RDLDS 5C4C, 2A3C, 11A3C RESET_OUT 4B6C, 5B1C, 7B1C) RCLK 2D5, 8B7, 11D5 RLCLK 2D5, 8C4, 2D5, 5BC, 11D5 RLCLK 2D5, 8C4, 2D5, 5BC, 11D5 TMS 5BBC, 5C7C UT_DATAS 8A5 UT_DATAS 8D2 UT_DATA													- 1
RDATE 2D6 11D5 TD0 58Bc 5C7c UT_DATA6 8D2 UT_DATA6 8D2 UT_DATA6 8D2 UT_DATA7 8D2 UT_ENB 8C2 UT_ENB 8C2 UT_ENB 8C2 UT_SO 6BC7 11D5 TIME 8C4 2D5 8C4 11D4 UT_ENB 8C2 UT_SO 8BC 8C7 11D5 THE 8C4 2D5 8C7 11D5 THE 8C4 2D5 8C7 1D5 THE 8C4 2D5 8C7													- 1
RD_DS													- 1
RESET_OUT 4B6(> 581(> 781(>) TI_CLK 2D5 8C4 11D4 > TI_CLK 2D5 8C4 11D5													- 1
RFSYNC 206 867 1105 TLINK BC4 205 586 1105 UT_SOC 882 UT_SOC 887 105 DS2156DK02A0 10/04/02 ENGINEER: SWS DS2156DK02A0 12/13									r	TITLE		DOTE:	
ENGINEER: SWS PAGE: 12/13		C 2D6> 8C7>	11D5>	TLINK	BC4> 2D5< 5B6< 11	.D5<	UT_SOC			IIILE.		DHIE:	- 1
ENGINEER: SWS PAGE: 12/13	RLCLK	2D6> 8B7>	11D5>	TMS	5BB<> 5C7<		WE_T	4B6<> 5B1<> 7B1<>		D:	S2156DKØ2AØ	10/	04/02
SWS 12/13							1				<u> </u>		
										SI	WS	PAGE:	12/13
8 7 6 5 4 3 2 1			1	1									
		8	7	6	5	5		4] 3	3	2	1	

	8	7	6	5	4	3	2	1	\neg
ם	*** Part Cross-Reference for 1 DS2155_TOFP 11D7 C1 CAP 10B5 C2 CAP 10B3 C3 CAP 10B2 C4 CAP 10B2 C5 CAP 10B2 C7 CAP 30B C8 CAP 10B4 C9 CAP 10B4 C10 CAP 10B4 C11 CAP 10B4 C11 CAP 10B4 C12 CAP 10B4 C12 CAP 10B4 C13 CAP 10B4 C14 CAP 10B4 C15 CAP 10B4 C16 CAP 10B4 C17 CAP 10B4 C18 CAP 10B4 C19 CAP 10B4 C10 CAP 10B4 C10 CAP 10B4 C11 CAP 10B2 C13 CAP 804	the entire design *** Rt R	3 RES1 5A2 3 RES1 5A7 10 RES1 5A7 11 RES1 5A2 12 RES 6D5 14 RES1 5B6 14 RES1 5B6 15 RES1 5B6 16 RES1 5A6 19 RES1 5A6 19 RES1 5A6 19 RES1 7A8	TP23 TP24 TP25 TP26 TP27 TP28 TP29 TP30 TP51 TP32 TP33 TP34 TP35 TP34	TSTPNT_SNG 7B1 TSTPNT_SNG 1047 TSTPNT_SNG 1048 TSTPNT_SNG 1047 TSTPNT_SNG 1044 TSTPNT_SNG 1044 TSTPNT_SNG 1044 TSTPNT_SNG 1044 TSTPNT_SNG 1044 TSTPNT_SNG 1045				ם
С	C14 CAP BA1 C15 CAP 1283 C16 CAP 1283 C17 CAP 1283 C17 CAP 1282 C18 CAP 1283 C19 CAP 1283 C21 CAP 1285 C22 CAP 1285 C23 CAP 345 C24 CAP 3C5 C25 CAP 385 C26 CAP 385 C27 CAP 1284 C31 CAP 1285 C32 CAP 1285 C32 CAP 1285 C33 CAP 1285 C33 CAP 1285 C34 CAP 1285	R: R: R: R:	24 RES1 SBB 25 RES1 SDB 27 RES1 SDB 28 RES1 SDB 28 RES1 SAP 29 RES1 SAP 20 RES SAP 30 RES SAP 30 RES SAP 30 RES SAP 31 RES1 SAF 34 RES1 SAF 35 RES SAP 36 RES SAP 37 RES1 SAF 38 RES SAP 38 RES SAP 38 RES SAP 38 RES SAP 40 RES SAP	TP38 U1 U2 U3 U4 U5 U6 U7 U8	TSTPNT_SNG 12A5 TSTPNT_SNG 12A5 IDT03SR051_U 6B3 IDT03SR051_U 6B6 IDT03SR051_U 6B6 IDT03SR051_U 6B6 IDT03SR051_U 6B6 IDT03SR051_U 6B7 IDT03SR051_U 9B7 IDT03S12S_U 9B7				С
В	C3S CAP 1086 C36 CAP 1086 D51 LED 984 D52 LED 592 D53 LED 592 D54 LED 505 D55 LED 503 D56 LED 504 D57 LED 503 D58 LED 504 D59 LED 504 D59 LED 504 D59 LED 504 D510 LED 503 D511 LED 503 D512 LED 503 D514 LED 503 D515 LED 503 D515 LED 503 D515 LED 503 D516 LED 503 D517 LED 503 D518 LED 503 D519 LED 503	R. R. R. R. R. R. R. R. R. R. R. R. R. R	43 RES 5A3 44 RES 5A3 45 RES 5A3 46 RES 5B7 47 RES 5A7 48 RES 5A7 48 RES 5A7 49 RES 5A7 49 RES 5A7 50 RES 5A3 51 RES 5B4 53 RES 5B4 53 RES 5A3 54 RES 3B6 55 RES 3B6 55 RES 3B6 557 RES 3B6 558 RES 3D7 558 RES 3D7	Z9	SIDACTOR.2 9C4 SIDACTOR.2 9A4 SIDACTOR.2 9C4 SIDACTOR.2 9B4				В
Œ	DS17 LED 585 DS18 LED 583 F1 FUSE 384 F2 FUSE 384 F3 FUSE 304 F5 FUSE 304 F6 FUSE 304 F6 FUSE 304 F6 FUSE 304 F7 FUSE 305 J1 CONN.S8P1 707 J2 CONN.S8P1 707 J3 CONN.BANTAM.IPC 3C1 J5 CONN.BANTAM.IPC 3C1 J5 CONN.BNC.SPIN 303 J6 CONN.BNC.SPIN 303 J6 CONN.BNC.SPIN 303 J7 CONN.S8P2 403 J8 CONN.SRP2	R. S. T.	51 RE51 SA? R14B_CON 3C3 A14 SHITCH_DPDT_SLIDE_6P 3A6 A15 SHITCH_DPDT_SLIDE_6P 3A6 A16 SHITCH_DPDT_SLIDE_6P 3A6 A17 STPAT_SN0 7B2 B1 STPAT_SN0 7B2 B1 STPAT_SN0 7B2 B1 STPAT_SN0 7C2 B1 STPAT_SN0 7C2 B1 STPAT_SN0 7C2 B1 STPAT_SN0 7B2			ENGINEER:	DS2156DKØ2AØ	DATE: 10/04/02	А
	_			_			5WS	PAGE: 13/13]
	8	7	6	5	4	3	2	1	